


FEATURES

- Lowest-power, smallest Programmable PLL
- Very low Jitter and Phase Noise
- Output Frequency up to:
 - o 133MHz @ 1.8V operation
 - o 166MHz @ 2.5V operation
 - o 200MHz @ 3.3V operation
- Input Frequency:
 - o Fundamental Crystal: 10MHz to 50MHz o Reference Clock: 1MHz to 200MHz
- Accepts >0.1V reference signal input voltage
- One I/O pin can be configured as Output Enable (OE), Frequency switching (FSEL), Power Down (PDB) input, or CLK1 output.
- <10µA current consumption with PDB active.
- Single 1.8V, 2.5V, or $3.3V \pm 10\%$ power supply ٠
- Operating temperature range from -40°C to 85°C
- Available in 6-pin DFN, SOT23, and SC70 **GREEN**/RoHS compliant packages.


PACKAGE PIN CONFIGURATION

DESCRIPTION

The PL611s-02 is a low-power, small form factor. high performance OTP-base programmable frequency synthesizer and a member of PhaseLink's PicoPLL Factory Programmable 'Quick Turn Clocks. Designed to fit in a small DFN, SC70, or SOT23 package for a broad range of applications, the PL611s-02 offers the best phase noise and jitter performance, and power consumption of its rivals. In addition, one programmable I/O pin can be configured as Output Enable (OE), Frequency switching (FSEL), Power Down (PDB) input, or CLK1 (FOUT, FREF, FREF/2) output. The power down feature of PL611s-02, when activated, allows the IC to consume less than 10µA of power, while its programming flexibility allows generating any output, up to 200MHz using a low-cost crystal or reference input.











haseLink
orporation(Preliminary)PL611s-021.8V-3.3V PicoPLL[™], World's Smallest Programmable Clock

KEY PROGRAMMING PARAMETERS

| CLK Output Frequency | Output Drive Strength | Programmable Input/Output |
|---|---|---|
| Fout = FREF * M / (R * P) Where M = 11 bit R = 8 bit P = 5 bit CLK0 = Fout, FREF or FREF / (2*P) CLK1 = FREF, FREF/2, CLK0 or CLK0/2 | Three optional drive strengths to choose from: • Low: 4mA • Std: 8mA (default) • High: 16mA | One output pin can be configured as: • OE - input • PDB - input • FSEL - input • CLK1 – output |

PACKAGE PIN ASSIGNMENT

| | Pin A | Assignm | nent | | | | | | |
|------------|----------------|--------------|-------------|------|---|----------------|-----------------|---------------|--|
| Name | SOT23 Pin # | SC70 Pin# | DFN Pin# | Туре | Description | | | | |
| OE, PDB, | 1 | 2 | 2 | I/O | | | | | |
| FSEL, CLK1 | | | | | State | OE | PDB | FSEL | |
| | | | | | 0 | Tri-State CLK | Power Down Mode | Frequency '2' | |
| | | | | | 1 (default) | Normal mode | Normal mode | Frequency '1' | |
| | | | | | | | | | |
| GND | 2 | 1 | 3 | Р | GND connec | tion | | | |
| XIN, FIN | 3 | 3 | 1 | I | Crystal or Reference Clock input pin | | | | |
| VOUT | 4 | 4 | 6 | 0 | Crystal Output pin | | | | |
| XOUT | 4 | 4 | 0 | 0 | Do Not Connect (DNC) when FIN is present | | | | |
| VDD | 5 | 5 | 5 | Р | VDD connection | | | | |
| CLK0 | 6 | 6 | 4 | 0 | Programmab | le Clock Outpu | t | | |



FUNCTIONAL DESCRIPTION

PL611s-02 is a highly featured, very flexible, advanced programmable PLL design for high performance, lowpower, small form-factor applications. The PL611s-02 accepts a fundamental input crystal of 10MHz to 50MHz or reference clock input of 1MHz to 200MHz and is capable of producing two outputs up to 200MHz. This flexible design allows the PL611s-02 to deliver any PLL generated frequency, FREF (Crystal or Ref Clk) frequency or FREF /(2*P) to CLK0 and/or CLK1. Some of the design features of the PL611s-02 are mentioned below:

PLL Programming

The PLL in the PL611s-02 is fully programmable. The PLL is equipped with an 8-bit input frequency divider (R-Counter), and an 11-bit VCO frequency feedback loop divider (M-Counter). The output of the PLL is transferred to a 5-bit post VCO divider (P-Counter). The output frequency is determined by the following formula [FOUT = FREF * M / (R * P)].

Clock Output (CLK0)

CLK0 is the main clock output. The output of CLK0 can be configured as the PLL output (Fvco/(2*P)), FREF (Crystal or Ref Clk) output, or FREF/(2*P) output. The output drive level can be programmed to Low Drive (4mA), Standard Drive (8mA) or High Drive (16mA). The maximum output frequency is determined by the Power Supply Voltage; 200MHz at 3.3V, 166MHz at 2.5V and 133MHz at 1.8V.

Clock Output (CLK1)

The CLK1 feature allows the PL611s-02 to have an additional clock output programmed to one of the following:

FREF - Reference (Crystal or Ref Clk) Frequency FREF / 2 CLK0 CLK0 / 2

Output Enable (OE)

The Output Enable feature allows the user to enable and disable the clock output(s) by toggling the OE pin. The OE pin incorporates a $60k\Omega$ pull up resistor giving a default condition of logic "1".

Power-Down Control (PDB)

The Power Down (PDB) feature allows the user to put the PL611s-02 into "Sleep Mode". When activated (logic '0'), PDB 'Disables the PLL, the oscillator circuitry, counters, and all other active circuitry. In Power Down mode the IC consumes <10 μ A of power. The PDB pin incorporates a 60k Ω pull up resistor giving a default condition of logic "1".

Frequency Select (FSEL)

The Frequency Select (FSEL) feature allows the PL611s-02 to switch between two pre-programmed outputs allowing the device "On the Fly" frequency switching. The FSEL pin incorporates a $60k\Omega$ pull up resistor giving a default condition of logic "1".



ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

| PARAMETERS | SYMBOL | MIN. | MAX. | UNITS |
|---------------------------------------|--------|------|----------------------|-------|
| Supply Voltage Range | Vdd | -0.5 | 7 | V |
| Input Voltage Range | VI | -0.5 | V _{DD} +0.5 | V |
| Output Voltage Range | Vo | -0.5 | V _{DD} +0.5 | V |
| Soldering Temperature (Green package) | | | 260 | °C |
| Data Retention @ 85°C | | 10 | | Year |
| Storage Temperature | Ts | -65 | 150 | °C |
| Ambient Operating Temperature* | | -40 | 85 | °C |

Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above the operational limits noted in this specification is not implied. *Operating temperature is guaranteed by design. Parts are tested to commercial grade only.

AC SPECIFICATIONS

| PARAMETERS | CONDITIONS | MIN. | TYP. | MAX. | UNITS |
|--|---|------|------|-----------------|-------|
| Crystal Input Frequency (XIN) | Fundamental Crystal | 10 | | 50 | MHz |
| | @ V _{DD} =3.3V | | | 200 | |
| Input (FIN) Frequency | @ V _{DD} =2.5V | 1 | | 166 | MHz |
| | @ V _{DD} =1.8V | | | 133 | |
| Input (FIN) Signal Amplitude | Internally AC coupled (High Frequency) | 0.9 | | V _{DD} | Vpp |
| Input (FIN) Signal Amplitude | Internally AC coupled (Low Frequency) 3.3V <u><</u> 50MHz, 2.5V <u><</u> 40MHz, 1.8V <u><</u> 15MHz | 0.1 | | V _{DD} | Vpp |
| | @ V _{DD} =3.3V | | | 200 | MHz |
| Output Frequency | @ V _{DD} =2.5V | | | 166 | MHz |
| | @ V _{DD} =1.8V | | | 133 | MHz |
| Settling Time | At power-up (after V _{DD} increases over 1.62V) | | | 2 | ms |
| Output Enchla Time | OE Function; Ta=25° C, 15pF Load | | | 10 | ns |
| Output Enable Time | PDB Function; Ta=25° C, 15pF Load | | | 2 | ms |
| VDD Sensitivity | Frequency vs. V _{DD} +/-10% | -2 | | 2 | ppm |
| Output Rise Time | 15pF Load, 10/90% V _{DD} , High Drive, 3.3V | | 1.2 | 1.7 | ns |
| Output Fall Time | 15pF Load, 90/10% V _{DD} , High Drive, 3.3V | | 1.2 | 1.7 | ns |
| Duty Cycle | PLL Enabled, @ V _{DD} /2 | 45 | 50 | 55 | % |
| Period Jitter, Pk-to-Pk* (measured from 10,000 samples) | With capacitive decoupling between V_{DD} and GND. | | 70 | | ps |

* Note: Jitter performance depends on the programming parameters.



haseLink
orporation(Preliminary)PL611s-021.8V-3.3V PicoPLL[™], World's Smallest Programmable Clock

DC SPECIFICATIONS

| PARAMETERS | SYMBOL | CONDITIONS | MIN. | TYP. | MAX. | UNITS |
|---|-----------------|--|----------------|------|------|-------|
| Supply Current, Dynamic, with Loaded CMOS Outputs | I _{DD} | @ V _{DD} =3.3V,30MHz, load=15pF | | 6.0* | | mA |
| Supply Current, Dynamic, with Loaded CMOS Outputs | ldd | @ V _{DD} =2.5V,30MHz, load=15pF | | 3.9* | | mA |
| Supply Current, Dynamic with Loaded CMOS Outputs | I _{DD} | @ V _{DD} =1.8V,30MHz, load=15pF | | 2.1* | | mA |
| PLL Off: Supply Current, Dynamic, with Loaded CMOS Output | ldd | @ V _{DD} =3.3V,30MHz, load=15pF | | 2.0* | | mA |
| PLL Off: Supply Current, Dynamic, with Loaded CMOS Output | I _{DD} | @ V _{DD} =2.5V,30MHz, load=15pF | | 1.6* | | mA |
| PLL Off: Supply Current, Dynamic with Loaded CMOS Output | ldd | @ V _{DD} =1.8V,30MHz, load=5pF | | 0.8* | | mA |
| Supply Current, Dynamic, with Loaded Outputs | I _{DD} | When PDB=0 | | | <10 | μA |
| Operating Voltage | Vdd | | 1.62 | | 3.63 | V |
| Output Low Voltage | Vol | IoL = +4mA Standard Drive | | | 0.4 | V |
| Output High Voltage | V _{OH} | I _{OH} = -4mA Standard Drive | $V_{DD} - 0.4$ | | | V |
| Output Current, Low Drive | Iosd | V _{OL} = 0.4V, V _{OH} = 2.4V | 4 | | | mA |
| Output Current, Standard Drive | Iosd | V _{OL} = 0.4V, V _{OH} = 2.4V | 8 | | | mA |
| Output Current, High Drive | Іонд | V _{OL} = 0.4V, V _{OH} = 2.4V | 16 | | | mA |

* Note: Please contact PhaseLink, if super low-power is required.

CRYSTAL SPECIFICATIONS

| PAR | AMETERS | SYMBOL | MIN. | TYP. | MAX. | UNITS |
|---|---------------------------------|-----------|------|------|------|-------|
| Fundamental Crystal Res | onator Frequency | Fxin | 10 | | 50 | MHz |
| Crystal Loading Rating (The IC can be programmed | for any value in this range.) | CL (xtal) | 8 | | 12 | pF |
| Maximum Sustainable Dri | Maximum Sustainable Drive Level | | | | 100 | μW |
| Operating Drive Level | | | | 30 | | μW |
| Motol Con Crystol | Shunt Capacitance | C0 | | | 5.5 | pF |
| Metal Can Crystal | ESR Max | ESR | | | 50 | Ω |
| Small SMD Cruatal | Shunt Capacitance | C0 | | | 2.5 | pF |
| Small SMD Crystal | ESR Max | ESR | | | 80 | Ω |



LAYOUT RECOMMENDATIONS

The following guidelines are to assist you with a performance optimized PCB design:


- Keep all the PCB traces to the PL611s-02 as short as possible, as well as keeping all other traces as far away from it as possible.

- Place a 0.01 μ F~0.1 μ F decoupling capacitor between VDD and GND, on the component side of the PCB, close to the VDD pin. It is not recommended to place this component on the backside of the PCB. Going through vias will reduce the signal integrity, causing additional jitter and phase noise.

- It is highly recommended to keep the VDD and GND traces as short as possible.

- When connecting long traces (> 1 inch) to a CMOS output, it is important to design the traces as a transmission line or 'stripline', to avoid reflections or ringing. In this case, the CMOS output needs to be matched to the trace impedance. Usually 'striplines' are designed for 50Ω impedance and CMOS outputs usually have lower than 50Ω impedance so matching can be achieved by adding a resistor in series with the CMOS output pin to the 'stripline' trace.

- Please contact PhaseLink for additional information on how to design outputs driving long traces or for the Gerber files for the PL611s-02 eval board shown.



DFN-6L Evaluation Board



PACKAGE DRAWINGS (GREEN PACKAGE COMPLIANT)

SOT23-6 L


| Symbol | Dimensi | on in MM | |
|--------|----------|----------|--|
| Symbol | Min. | Max. | |
| Α | 1.05 | 1.35 | |
| A1 | 0.05 | 0.15 | |
| A2 | 1.00 | 1.20 | |
| b | 0.30 | 0.50 | |
| С | 0.08 | 0.20 | |
| D | 2.80 | 3.00 | |
| E | 1.50 | 1.70 | |
| Н | 2.60 | 3.0 | |
| L | 0.35 | 0.55 | |
| е | 0.95 BSC | | |

SC70-6L

| Symbol | Dimensi | on in MM | |
|--------|---------|----------|--|
| Symbol | Min. | Max. | |
| А | 0.80 | 1.00 | |
| A1 | 0.00 | 0.09 | |
| A2 | 0.80 | 0.91 | |
| b | 0.15 | 0.30 | |
| С | 0.08 | 0.25 | |
| D | 1.85 | 2.25 | |
| E | 1.15 | 1.35 | |
| Н | 2.00 | 2.30 | |
| L | 0.21 | 0.41 | |
| е | 0.65BSC | | |

DFN-6L

| Cumhal | Dimension in MM | | | |
|--------|-----------------|-------|--|--|
| Symbol | Min. | Max. | | |
| А | 0.50 | 0.60 | | |
| A1 | 0.00 | 0.05 | | |
| A3 | 0.152 | 0.152 | | |
| b | 0.15 | 0.25 | | |
| е | 0.40 | BSC | | |
| D | 1.25 | 1.35 | | |
| Е | 1.95 | 2.05 | | |
| D1 | 0.75 | 0.85 | | |
| E1 | 0.95 | 1.05 | | |
| L | 0.20 | 0.30 | | |





ORDERING INFORMATION (GREEN PACKAGE)

| 47745 Fremon | <i>please contact our</i> t Blvd., Fremont, l92-0990 Fax: (51 | | |
|---|---|--|--|
| | PART NUMBER r this device is a combi age type and Operating | • | |
| PL611s- | <u>02-XXX X X X</u> | | |
| 3 DIGIT ID Code * (will be assigned at programming time) PACKAGE TYPE G=DFN-6L U=SC70-6L | | NONE= TUBE R=TAPE and REEL TEMPERATURE C=COMMERCIAL I=INDUSTRIAL | |
| T=SOT23-6L Part/Order Number | Marking [†] | Package Option | |
| PL611s-02-XXXGC-R | XXX | 6-Pin DFN (Tape and Reel) | |
| PL611s-02-XXXUC-R | XXX | 6-Pin SC70 (Tape and Reel) | |
| PL611s-02-XXXTC-R | 02XXX | 6-Pin SOT23 (Tape and Reel) | |

PhaseLink Corporation, reserves the right to make changes in its products or specifications, or both at any time without notice. The information furnished by Phaselink is believed to be accurate and reliable. However, PhaseLink makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product.

LIFE SUPPORT POLICY: PhaseLink's products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of PhaseLink Corporation.

Solder reflow profile available at www.phaselink.com/QA/solderingGreen.pdf